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A B S T R A C T
This paper aims to address the DC offset rejection problem in grid synchronization algorithm. A simple approach
to estimate the unknown grid frequency in the presence of DC offset is proposed for this purpose. Some of the
existing techniques available in the literature use either low-pass filter or an additional integrator to eliminate
the DC offset. Both approaches require an additional parameter to tune. However, tuning the additional para-
meter is not straightforward. Moreover, tuning the overall system can be complicated due to the presence of DC
offset rejection part. The proposed approach does not require any additional parameter to tune. By considering
the orthogonal signal instead of the DC offset as an additional state, the proposed technique can efficiently
estimate the unknown frequency of the grid. Application to both single and three-phase grids are provided.
Comparative experimental results with DC offset rejection capable second-order generalized integrator (SOGI)
phase-locked loop (PLL) (SOGI-PLL) demonstrate the effectiveness and suitability of the proposed technique.
1. Introduction
Many applications in power electronics, machine and drives (PEMD)
area require accurate information of the grid voltage signal. Some of the
application examples are: grid-connected converter [1–14], active
power filter [15], dynamic voltage restorer [16,17], electric vehicle on-
board charger [18], motor drive as smart load [19], to name a few.
These applications require fast and accurate estimation of single and
three-phase grid voltage parameters.
Existing literature on the accurate estimation of grid voltage para-
meter is huge and covers a wide variety of techniques. Some of the most
popular techniques are: Kalman filter [20,21], discrete Fourier trans-
form (DFT) [22,23], linear and nonlinear regression [21,24], adaptive
notch filter (ANF) [25,26], second order generalized integrator (SOGI)
[27–33], Luenberger observer [34–36], open-loop techniques [37,38],
phase-locked loop [39–44], to name a few.
DC offset presents a significant challenge for many of the techniques
mentioned so far as they do not consider the presence of DC offset
explicitly. As such, the presence of DC offset will give rise to steady-
state ripple in the estimated parameters. There are two main sources of
DC offset. Firstly, DC offset can be introduced due to current transfor-
mation saturation [45]. Secondly, signal conversion process (analog to
digital) can also introduce DC offset [43]. Since DC offset will introduce
steady-state ripple, proper care needs to be taken to eliminate the effect
of DC offset.
Many successful attempts have been made so far on adding DC offset
rejection capability to grid synchronization techniques. Some of the
commonly used approaches are: frequency adaptive pre-loop filtering
[46–48], low-pass filtering [27,43], delayed signal cancellation (DSC)
operator [49], additional integrator-based DC offset estimation [50,51],
to name a few. Many of these techniques increase the overall system
order by at least two and/or has large memory requirements. This in-
crease the computational complexity of the overall closed-loop system.
Moreover, parameter tuning can also be complicated. Out of the various
techniques, low-pass filtering [27,43] and additional integrator-based
DC offset estimation [50] are two of the simplest technique available in
the literature. Both techniques are first-order approach and has only
one additional parameter to tune w.r.t. the standard approach i.e.
without DC offset. However, tuning of the additional parameter is not
straightforward.
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In the case of low-pass filtering [27,43], the tuning parameter is the
filter cut-off frequency. Cut-off frequency needs to be selected as lower
than the nominal frequency of the grid. Low cut-off frequency increase
the convergence time and decrease the disturbance sensitivity. As such
cut-off frequency needs to be selected as trade-off between the transient
performance and sensitivity to disturbance. Additional integrator-based
DC offset estimation [50] technique considers the DC offset as an ad-
ditional state. This approach is commonly used in state-space filtering
techniques as well e.g. Kalman filter. This approach also requires an
additional tuning parameter that controls the convergence of the DC
offset estimation error. If this approach is used in conjunction with
other notch filter (e.g. SOGI), then the DC offset estimation gain needs
to be significantly smaller than that of the notch filter gain. In the lit-
erature, the DC offset estimation tuning parameter is selected as ap-
proximately one-fifth or smaller than the notch filter gain. In the pre-
sence of additional integrator, obtaining an accurate small-signal model
for the gain tuning of the closed-loop system (including proportional
integral controller of the PLL) can be difficult.
To overcome the limitation of the simple DC offset rejection tech-
niques, a novel approach is considered in this work. In the proposed
approach, no low-pass filtering or additional integrator-based DC offset
estimation are involved. Instead of considering the DC offset as an
additional state, the orthogonal signal is considered as an additional
state. This eliminates the need of any additional tuning gain similar to
[50,52,53] or low-pass filtering similar to [27,43]. Once the orthogonal
signal is generated, then the frequency can be estimated using any
standard approach available in the literature. Tuning gain or low-pass
filtering free orthogonal signal generation can be considered as a sig-
nificant improvement over the existing literature.
The main contribution of this paper is the novel computationally
simple DC offset rejection technique. The proposed technique does not
require any gain tuning unlike [50,52,53]. It is also free from any fil-
tering unlike [27,43]. The proposed technique has 1 gain to tune
whereas PLL-based techniques have 4 and FLL-based techniques have 3
parameters to tune. This is an important advantage of the proposed
technique over the existing literature.
The rest of this paper is organized as follows: Section 2 describes the
development of the proposed technique. This Section also includes a
short summary of two existing DC offset rejection techniques. Extension
of the proposed technique to three-phase system is given in Section 3.
Experimental results are discussed in Section 4. Finally, Section 5
concludes this paper.
2. Simple DC offset rejection technique development











where y0, A, ω, ϕ, and θ are the DC offset, amplitude, angular fre-
quency, initial phase-angle, and the instantaneous phase, respectively.
In grid synchronization application, the problem is to estimate the
unknown angular frequency ω and the instantaneous phase θ from the
measured grid voltage signal y. The unknown frequency is typically
modeled as = +ω ω ωΔ ,n where ωn is the nominal frequency (typically
=ω π100n or 120π) and Δω is the deviation from the nominal fre-
quency. When the grid voltage signal does not contain any DC offset,
there are plenty of techniques available in the literature to estimate ω
and θ. However, the presence of DC offset limits the applications of
many of those techniques. In this Section, two simple techniques will be
summarized that add DC offset rejection capability to grid synchroni-
zation algorithms.
2.1. Review of two existing methods
2.1.1. Low-pass filtering-based DC offset rejection
Many single-phase PLL techniques rely on the idea of synchronous
reference frame - PLL (SRF-PLL) [54]. However, SRF-PLL uses Park
transformation that requires two signals that are orthogonal. Single-
phase system has only one measured signal. To overcome this limita-
tion, single-phase PLL employs orthogonal signal generator (cf. Fig. 1).
However, in the presence of DC offset, traditional orthogonal signal
generators (OSG) can not accurately generate the orthogonal signal
resulting in estimation ripple in the estimated instantaneous phase and
frequency. To overcome the effect of DC offset in second-order gen-
eralized integrator (SOGI)-type OSG, low-pass filtering (LPF) is first
reported in Ciobotaru et al. [43]. Later on, some other modifications of
this technique are also proposed in the literature e.g. [27]. Two de-
monstrate the working principle of this technique, let us consider the
grid voltage signal = +y y A θsin( )0 and its orthogonal signal
= −⊥y A θcos( ). To estimate ⊥y from y, SOGI takes the following form:











where x1 and x2 are the estimates of ⊥y and y and ks > 0 is the filter
gain. When =y 0,0 x1 and x2 asymptotically estimates ⊥y and y as the
feedback error term ε will converge to zero. However, in the presence of
y0, although x2 will be able to estimate y, however, x1will not be able to
estimate exactly ⊥y . It will estimate ⊥y with some offset. In the presence
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Eq. (3) shows that x1 is estimating ⊥y with some offset. A simple low-
pass filter can be used to eliminate the offset term from Eq. (3). The
block diagram of the LPF-based DC offset rejection technique applied to
SOGI filter is given in Fig. 2. The transfer function of the filter can be
chosen as = +s ω s ωLPF( ) /( ),c c where ωc is the cut-off frequency.
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3 2 2 2 (4b)
The gain of the transfer function (4b) is zero at =s 0 (i.e. the fre-
quency of the offset term). As such the LPF can completely eliminate the
DC offset at ★x1 . However, in addition to the filter gain k, this technique
introduces one more gain to tune which is the filter cut-off frequency.
Fig. 1. Basic overview of orthogonal signal generator-
based single-phase PLL.
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The cut-off frequency significantly affect the performance of this tech-
nique. Moreover, this technique can be prone to error due to high fre-
quency harmonics.
2.1.2. Extended state-based DC offset rejection
This technique was first reported in Karimi-Ghartemani et al. [50].
In this case, the DC offset is considered as an additional state. To de-
monstrate the working principle of this technique, let us consider the
state variables as = −x A θcos( ),1 =x A θsin( ),2 and =x y3 0. The fol-
lowing SOGI filter can be considered to estimate the orthogonal signal:
=x x ω˙1 2 (5a)
= − + − −x x ω k y x x ω˙ ( )2 1 2 3 (5b)
= − −x k y x x ω˙ ( )dc3 2 3 (5c)
where k is SOGI gain and kdc is the DC offset estimation gain. Block
diagram of this technique is given in Fig. 3.
The transfer functions in this case are given below:
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From the transfer functions (6a) and (6b), one can see that both acts
as a band-pass filter and x1 introduces 90∘ phase-shift i.e. generates
orthogonal signal. Similar to LPF-based technique, this technique has
also one additional gain to tune w.r.t. standard SOGI filter. It is sug-
gested in the literature that the gain k0 should be chosen significantly
smaller than k to obtain a trade-off between fast dynamic response and
good transient performance. Moreover, when this filter will be used
inside single-phase SRF-PLL (Fig. 1), tuning the closed-loop system
(including PI controller gains) can be very complicated. In order to
introduce a systematic gain-tuning procedure, first a small-signal model
of the PLL system needs to be developed. To do this, time-domain so-
lutions of the state variables x1 and x2 are to be obtained from eq. (6a)
and (6b). However, by substituting the value of y(s) in these equations,
one get a fifth-order denominator polynomial. Obtaining the inverse
Laplace solution of such a high-order polynomial is not straightforward.
This limits the development of systematic design procedure. Moreover,
tuning k and k0 are also not straightforward.
2.2. Proposed technique
The proposed technique uses state-space method. To develop the
estimator, let us consider the state variables as, = −x A θcos( ),1
= +x y A θsin( )2 0 and =x A θsin( )3 . Then the following estimator can
be designed to generate orthogonal signal:
= − −x x ω y x ω˙ ( )1 2 3 (7a)
= − + −x x ω k y x ω˙ ( )2 1 2 (7b)
= −x x ω˙3 1 (7c)
where k > 0 is the tuning gain. Block diagram of the proposed ortho-
gonal signal generator is given in Fig. 4.
Unlike the reviewed techniques in Section 2.1, proposed technique
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Fig. 2. Low-pass filter-based DC offset rejection technique [43].
Fig. 3. Extended state-based DC offset rejection technique [43].












3 2 2 3 (8c)
From the transfer functions (8a) and (8c), it can be seen that they
act as a band-pass filter and generates the orthogonal signal without
any additional gain or low-pass filtering. As such, the proposed tech-
nique can be considered as a significantly simpler approach than similar
other techniques reported in the literature.
2.2.1. Frequency estimation
The proposed technique requires the angular frequency of the grid
voltage signal which is unknown in practice. To estimate that unknown
frequency, a PLL or FLL can be connected to the proposed OSG as
shown in Fig. 1. However, this will require the tuning of the PLL gains
or the FLL gain. This necessitates the development of a small-signal
model of the closed-loop system. To overcome this issue, derivative-
based frequency estimation technique can be used. This type of ap-
proach is often used in various variants of open-loop grid synchroni-
zation technique e.g. [37,38]. This approach will be considered here as
well. State variables x1 and x3 can be directly used in estimating the
frequency. However, this will make the convergence slower in the
presence of voltage sag. This can be avoided by using normalization.
Normalization will give two signals with unitary amplitude. The nor-
malization process can be written as:
=
+
= − +x x
x x














By calculating the time-derivative of the normalized signals given in
Eq. (9), the following signals can be obtained:
= +x ω ωt ϕ˙ sin( )n1 (10a)
= +x ω ωt ϕ˙ cos( )n3 (10b)
Then the unknown frequency ω can be obtained by using the fol-
lowing formula:
= +ω x xn n2 12 32 (11)
The frequency obtained through direct derivative estimation may show
some fluctuations. A lead-lag smoother can be used to reduce the












Lead-lag filter (12) can be used if fluctuation reduction is required. An
overview of the proposed grid synchronization scheme is given in
Fig. 4. Proposed DC rejection capable orthogonal signal generator.
Fig. 5. Block diagram of the proposed technique for a single-phase system.
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Fig. 5.
3. Extension to three-phase case
The proposed technique as developed in Section 2.2 can be easily
applied to a three-phase system. For this purpose, let us consider the
following unbalanced three-phase grid voltage signals with DC offset:
= + + + ++ + − −
+ −
V V V ωt ϕ V ωt ϕsin( ) sin( )a a
θ θ
0    
(13a)










where +V and −V are the positive and negative sequence amplitudes, +ϕ
and −ϕ are the positive and negative sequence initial phase-angles, and
Va0, Vb0, Vc0 are the DC offsets in phase a, b, and c, respectively. By
applying the Clarke transformation [55], three-phase grid voltages as
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     
(15b)
where = − −V V V V(2 )α a b c0
1
3 0 0 0 and = −V V V( )β b c0
1
3 0 0
. In the case of
unbalanced three-phase voltages, the objective is to estimate the posi-
tive sequence components (PSC) i.e. +Vα and +Vβ . The proposed tech-
nique can be used to extract the PSC from the unbalanced three-phase
voltages. By passing Vα and Vβ individually through the proposed or-
thogonal signal generator, the following signals can be obtained:
= − −+ + − −x V θ V θcos( ) cos( )α1 (16a)
= ++ + − −x V θ V θsin( ) sin( )α3 (16b)
= −− − + +x V θ V θsin( ) sin( )β1 (16c)
= −− − + +x V θ V θcos( ) cos( )β3 (16d)













α β3 1 1 3
(17)
Once the positive sequence components are obtained, the unknown
frequency ω can be calculated using the same approach as described in
Section 2.2.1. For this purpose, normalized signals need to be computed























Then the time-derivative of the normalized signals can be computed
as:
= ++ +V ω ωt ϕ˙ cos( )nα (19a)
=− ++ +V ω ωt ϕ˙ sin( )nβ (19b)
Finally, the unknown frequency can be computed as:
= ++ +ω V V( ˙ ) ( ˙ )nα nβ2
2 2
(20)
An overview of the proposed technique for the three-phase case is given
in Fig. 6.
4. Results and discussions
To verify the effectiveness of the proposed technique, in this Section
experimental studies are considered. As a comparative technique, an
improved extended SOGI PLL (as described in Section 2.1.2) [52,53] is
considered. Improved SOGI-PLL (ISOGI-PLL) parameters are chosen as:
=k 2 , = =k k t0.22, 4/ ,dc p s and =k k ζ/4i p2 2 where =t 60msec.s and
the damping ratio =ζ 1/ 2 . The parameter of the proposed technique
is selected as the same as improved SOGI-PLL i.e. =k 2 . Both tech-
niques are implemented in Matlab/Simulink with a sampling frequency
of 10kHz and Trapezoidal method has been selected as the discretiza-
tion technique for the continuous integrators.
4.1. Hardware-in-the loop experimental study
This section presents dSPACE 1104 board-based Hardware-in-the-
loop (HIL) experimental study.
4.1.1. Single-phase grid voltage
To test the performance of the proposed technique, four challenging
Fig. 6. Block diagram of the proposed technique for a three-phase system.
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test scenarios are considered in the single-phase case. The considered
test-cases are:
• SP1: + 2 Hz frequency jump
• SP2: + 0.15 p.u. DC offset jump
• SP3: + ∘45 phase jump
• SP4: − 0.4 p.u. voltage sag
Fig. 7 shows the grid voltage signal, estimated frequencies, and the
phase estimation errors for test case SP1. Results show that both tech-
niques reacted very fast to the change in grid frequency. By considering
a steady-state band of ± 0.1 Hz, the proposed technique converged in
≈ 1.5 cycles while the ISOGI-PLL took ≈ 3 cycles. The proposed
technique demonstrated insignificant peak overshoot, however, the
same can not be said for ISOGI-PLL. ISOGI-PLLs convergence time can
be reduced by selecting a lower settling time for the PI controller
tuning. However, this will deteriorate the transient performance. Fast
convergence of the frequency generally implies fast convergence for the
instantaneous phase estimation error. This is clearly demonstrated in
Fig. 7. The phase estimation error for the proposed technique converged
in ≈ 1.5 cycles with peak overshoot of 6.2∘ while ISOGI-PLLs peak
overshoot is 1.5 times of the proposed technique.
The next test considers DC offset. In this case, a DC offset of
+ 0.15 p.u. is suddenly added to the grid voltage signal. Fig. 8 shows the
grid voltage signal, estimated frequencies, and the phase estimation
errors for the case SP2. Both techniques quickly detected the change in
DC offset value and reacted accordingly. The frequency estimated by
the proposed technique converged in ≈ 1.25 cycles with a peak
overshoot of 0.48 Hz while ISOGI-PLL converged in ≈ 2.5 cycles with a
peak overshoot of 1.4 Hz. This implies that the proposed technique
converged two times faster with 67% less peak overshoot in frequency.
The proposed techniques peak overshoot is 1.88∘ while for ISOGI-PLL
the peak overshoot is 2.8∘ which is ≈ 1.5 times more than the proposed
technique.
Due to fault in the grid, the phase-angle may experience sudden
jump. This situation is considered in test case SP3 where the grid vol-
tage’s phase-angle suddenly experienced + ∘45 jump. Fig. 9 shows the
grid voltage signal, estimated frequencies, and the phase estimation
errors for test case SP3. The frequency estimated by the proposed
technique converged in ≈ 3 cycles with a peak overshoot of 7.5 Hz
while ISOGI-PLL took ≈ 5 cycles with a peak overshoot of 8.8 Hz.
Phase estimation errors convergence times are similar to frequency
estimation case. Experimental results as shown in Fig. 9 demonstrate
the suitability of the proposed technique over ISOGI-PLL.
The final test case considers voltage sag. Fig. 10 shows the grid
voltage signal, estimated frequencies, and the phase estimation errors
for test case SP4. Experimental results show that both techniques have
similar peak overshoot in the frequency estimation case, however, the
proposed technique converged faster. In the case of phase estimation
error, both techniques have similar performances. It is to be noted here
that the proposed technique has only one parameter to tune while
ISOGI-PLL has two parameters to tune in the ISOGI part.
All the experimental results shown in this Section demonstrate the
effectiveness and suitability of the proposed technique. The proposed
technique either performed better or similar to ISOGI-PLL despite
having only one parameter to tune.
4.1.2. Three-phase grid voltages
In this Section, the performance of the proposed technique will be
considered for a three-phase system. For this purpose, the following test
cases are considered:
• TP1: − 2 Hz frequency jump
• TP2: − 0.1 p.u. DC offset in phase b and c.
Fig. 7. HIL experimental results for Test SP1: + 2 Hz frequency jump. Fig. 8. HIL experimental results for test case SP2: + 0.15 p.u. DC offset jump.
Fig. 9. HIL experimental results for test case SP3: + ∘45 phase jump.
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• TP3: Balanced to unbalanced step test
• TP4: Harmonics step test
Fig. 11 shows the grid voltage signal, estimated frequencies, and the
phase estimation errors for the test case TP1. Results show that the
frequency estimated by the proposed technique converged in ≈ 1.5
cycles with negligible overshoot. However, ISOGI-PLL took more than
≈ 3 cycles with ≈ 0.75 Hz overshoot. As the proposed technique
converged significantly faster than ISOGI-PLL, the phase estimation
error by the proposed technique also converged significantly faster with
lower peak overshoot w.r.t. ISOGI-PLL. As a result, it can be said that
the proposed technique is not only easy to tune but also has fast con-
vergence.
DC offset may not be avoided in many cases. The next test case
considers sudden addition of DC offset to phase b and c while phase a
remains unaffected. Fig. 12 shows the grid voltage signal, estimated
frequencies, and the phase estimation errors for test case TP2. The
frequency estimated by the proposed technique permanently entered
within the band ± 0.1 Hz within just 4msec. with a peak overshoot of
only 0.14 Hz. The frequency estimated by the ISOGI-PLL converged in
≈ 1.25 cycle with a peak overshoot of 0.4 Hz. Since the estimated
frequencies did not deviate much from the actual frequency, the phase
estimation error also did not deviate much from the actual value. The
proposed technique showed a peak overshoot of 0.4∘ while the peak
overshoot of ISOGI-PLL is ≈ 1.5 times higher at ≈ 0.62∘.
Unbalanced three-phase voltages are not that uncommon in power
grid. As such any grid synchronization algorithm should be able to
handle unbalanced voltages in three-phase system. Test case TP3 con-
siders unbalanced voltages. Initially, the grid voltages had only positive
sequence component = ∠+ ∘V 1 0 . Suddenly, after the fault, negative se-
quence voltages are introduced in the grid. The post-fault grid voltages
are comprised of positive sequence 0.65∠60∘ and negative sequence
∠ − ∘0.35 40 . In addition, the frequency also jumped − 2 Hz. Fig. 13
shows the grid voltage signal, estimated frequencies, and the phase
estimation errors for test case TP3. Experimental results show that both
Fig. 10. HIL experimental results for test case SP4: − 0.4 p.u. voltage sag.
Fig. 11. HIL experimental results for test case TP1: − 2 Hz frequency jump.
Fig. 12. HIL experimental results for test case TP2: − 0.1 p.u. DC offset jump in
phase b and c.
Fig. 13. HIL experimental results for test case TP3: Balanced to unbalanced
voltages step test.
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techniques quickly detected the unbalanced voltages and the change in
frequency. The frequency estimated by the proposed technique con-
verged in ≈ 3 cycles while it is ≈ 5 cycles for ISOGI-PLL. Moreover,
the peak frequency overshoot is also two times more for the ISOGI-PLL.
These results show the effectiveness of the proposed technique in the
case of unbalanced step test.
Harmonics is another important factor that may be unavoidable in
some cases. Test case TP4 considers distorted grid voltages. Considered
harmonics voltages are given in Table 1. In addition, frequency jump of
+ 2 Hz is considered as well. Fig. 14 shows the grid voltage signal,
estimated frequencies, and the phase estimation errors for test case
TP4.Experimental results show that both techniques have similar con-
vergence time for frequency estimation, however, the proposed tech-
nique has lower peak overshoot. The phase estimation error con-
vergence time is also very similar for the comparative techniques,
however, the peak overshoot is 7.3∘ for the proposed technique while it
is 12.5∘ for ISOGI-PLL. This shows the performance improvement by the
proposed technique in terms of peak overshoot.
All the experimental results presented in this Section show that si-
milar to the single-phase case, proposed technique either performed
better or similar to ISOGI-PLL in the three-phase case. This demon-
strates the suitability and effectiveness of the proposed technique.
4.2. Experimental study
The experimental setup used in this work is given in Fig. 15. To
emulate the adverse grid voltage signal, a DC motor is coupled to the
synchronous generator. Voltage at the load side is measured by a LEM
LV25-P sensor. The experimental data of the grid voltage is processed
by using a Texas Instruments TMS320F28335 digital signal processor.
The sampling frequency is set to 10 kHz. The studied techniques are
implemented in Simulink and embedded into the DSP by using Ma-
tlab2017b/Simulink and C2000 Code Generation Tools v6.0.0 software.
The results are observed in a digital storage oscilloscope (Rigol
DS1054Z) connected to Digital to Analog Converter (DAC) module.
In the first test, sudden change of − 2 Hz in frequency is considered.
Experimental results in this case are given in Fig. 16(a). They show that
the proposed technique converged rapidly within 50ms whereas ISOGI-
PLL took 80msec. Moreover, ISOGI-PLL has significant peak overshoot
compared to the proposed technique. It should be noted that the pro-
posed technique is showing second-order response with peak overshoot.
This was not the case in HIL experimental study. This is because the
frequency change happened together with phase change as shown in
the grid voltage signal of Fig. 16(a).
In the second test, harmonics robustness of the two techniques are
considered. In this test, the grid voltage is suddenly corrupted with
harmonics. Experimental results in this case are given in Fig. 16(b).
They show that both techniques have similar performance in presence
of harmonics. It is to be noted here that the proposed technique has 1
parameter to tune while ISOGI-PLL has 4.
5. Conclusions
This paper was dedicated to unknown grid frequency estimation in
the presence of DC offset. A low-pass filtering or additional tuning
parameter free simple technique was proposed for this purpose. The
proposed technique has simple structure and overcome the tuning
limitation of similar other techniques available in the literature. It is
easy-to-implement and suitable for both single and three-phase grid
voltages. Comparative experimental results demonstrated that the
proposed technique performs either better or similar to another state-
Table 1
Details of the distorted grid voltages used in test case TP4.
Component Magnitude (p.u.) Phase
Positive sequence (50 Hz) 0.711 5∘
Negative sequence (50 Hz) 0.232 50.1∘
3rd harmonics 0.15 40∘
5th harmonics 0.18 40∘
7th harmonics 0.17 180∘
11th harmonics 0.08 180∘
Subharmonic (30 Hz) 0.07 0∘
Interharmonic (160 Hz) 0.06 − ∘45
Fig. 14. HIL experimental results for test case TP4: Harmonics step test.
Fig. 15. Considered experimental setup - (a) Block diagram of the experimental
setup and (b) Experimental platform.
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of-the-art technique without any additional tuning gain. This clearly
demonstrates the suitability of the proposed technique.
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